Introduction:
The recent experimental demonstration of resistive switching in TiO 2 thin films [1] , and the establishment of a link between this result and the theoretical postulation of memristors or memristive devices (memory resistors) [2, 3] have offered a physical foundation of emerging transformative memristive electronics particularly for ultra-dense and low-power reconfigurable analogue and digital electronics.
Among a variety of advantageous features of these memristive devices, their geometric and structural simplicity with full compatibility to modern CMOS processes enables the future memristive nanoelectronic systems to be physically realised with a low-cost and ultradense integration density not only for memory but also for the general circuit functions. A number of 'nanocomputing crossbar structures' have been proposed [4] [5] [6] [7] . Such memristive devices realised in a form of nanoscale bipolar voltage-actuated devices use voltage-or current-controlled 'resistance' as a physical state variable [8] [9] [10] . Presently bistable memristive devices which exhibit two distinctive resistance states, namely low resistance state (LRS) and high resistance state (HRS), are widely considered for most circuits and systems applications. However, in principle, it is highly desirable for the memristive devices to be stably set to have any intermediate resistance values, in other words for multi-stable resistance states, between the two boundary resistances of LRS and HRS. Such capability of multilevel resistance will be an incomparable potential to significantly increase the overall system efficiency, enabling analogue-like multi-bit capability for storage and information processing with a single memristive element.
In response to the technological requirements for multi-bit capability to maximise the integration capacity and to put fine resolution reconfigurability into the systems, we present in this Letter reliable fabrication results of multilevel memristive characteristics and its demonstrative application example to a reconfigurable analogue circuit. Fabrication: A multi-stable memristive device has been fabricated, its cross-sectional FIB-TEM image is shown in Fig. 1a , and has been successfully demonstrated for the multilevel nonvolatile resistance capability. The multi-stable memristive device is in a metal-oxide-metal layered structure of Ir/TiO x /TiN, and it was fabricated through the following process sequence. After depositing, for a bottom electrode (BE), 80 nm-thick TiN thin-film onto SiO 2 /Si substrate through RF magnetron sputtering, a 100 nm-thick SiO 2 layer was formed right onto the TiN layer by the plasma-enhanced chemical vapour deposition method. Subsequent processes of lithography and etching were done to create a 250 nm-wide via-hole pattern that exposes the BE. Then, further oxidation process was done for 1h duration at 400 o C in lowpressure oxygen ambient which created a TiO x active layer around the top surface of the exposed BE area. The device fabrication process was completed after depositing the Ir layer, for a top electrode (TE), onto the previously formed TiO x layer.
Through device tests with various biasing conditions for set and reset voltages, namely V SET and V RESET , respectively, we have observed multi-stable memristive characteristics, e.g. momentary voltage-current behaviours exhibiting pinched hysteretic loops. The resistances of low resistance state (LRS) and high resistance state (HRS) are directly determined by the given levels of V SET and V RESET , respectively, in other words by the chosen barrier height that is dependent on the applied electric field across the device. It is noteworthy that the device is capable of storing any intermediate resistance values which are nonvolatile, between its two extreme boundary resistance levels, simply by setting the appropriate levels of V SET and V RESET . Fig. 1b shows measured voltage-against-resistance characteristics of the fabricated device, for cases with various V RESET (+2.0, +2.4, +2.8, and +3.2V) under a given fixed V SET (23.0V). Here we have chosen to control V RESET rather than V SET for multilevel resistance programming, primarily because much distinguishable resistance steps are generally obtained with V RESET control together with a fixed V SET compared to the other cases with V SET control.
With the V RESET control, we have engineered to determine multiple HRS levels in accordance with the modified barrier height engineering (F BP ), thereby demonstrating the feasibility of multi-stable memristive devices. As a demonstrative example of multi-stable resistance, we have successfully observed the five different stable resistance levels (LRS and HRS-1 through HRS-4) by applying 1 ms-long voltage pulses with five different amplitudes of 22.5V (V SET for LRS), +1.8V (V RESET-1 for HRS-1), +2.2V (V RESET-2 for HRS-2), +2.5V (V RESET-3 for HRS-3), and +2.8V (V RESET-4 for HRS-4). Fig. 2a shows the programming stability of the multi-state resistance, for which 200 consecutive toggling voltage pulses with low level voltage of V SET and high-level of V RESET-i were applied for each HRS-i (i ¼ 1, 2, 3, 4). The inset of Fig. 2a shows the sensed resistance values when the programmed resistance was read with an appliance of 0.1V read voltage. The highly stable programming repeatability for all the selected five resistance states clearly verifies that the fabricated device is practically feasible for multilevel resistance states whose level can be defined by V RESET . In addition to the programming repeatability, the devices' retention performance has been experimentally characterised. When the programmed HRSs were read for 10 4 s durations, all with 0.1V read voltage at 858C ambient temperature, the sensed currents flowing across the device are shown in Fig. 2b , where we can confirm that the discrepancy of current levels are preserved with big enough sensing margins. Application to programmable analogue circuit: The multi-stable resistance can be directly utilised for a wide variety of circuits and systems, significantly increasing the integration density as well as their functional capability. Besides the immediate application to multilevel memories that store multi-bit information in a single memory device, there are numerous kinds of analogue circuits, such as amplifiers and filters, where the programmable resistance can be useful to reconfigure or tune the circuital functions, or to compensate for environments such as PVT variations [11, 12] . The most popularly used method to realise the programmable resistors takes the form of switch-controlled resistors composed of an array of weighted resistors and switches. However, it has a critical drawback owing to the fact that these switches, typically MOS switches, introduce large parasitic capacitances and resistances.
Furthermore, the parasitic values are dependent on the switch state. We demonstrate a pioneering utilisation example of the aforementioned physical multi-stable memristive device to a programmable analogue circuit, where the realisation of programmable resistance directly utilises the discrete levels of memristance without introducing any additional parasitic components. As an example circuit to demonstrate the feasibility of our device to programmable resistance, we have devised as shown in Fig. 3a ring oscillator (RO) test module, where the Ir/TiO x / TiN layered memristive device is attached on top of the RO core. The active CMOS circuits have been separately fabricated with a 65 nm CMOS process, on which the RO core consisting of 41 inverting stages, a divide-by-256 circuit, and an output driving buffer are integrated together. The memristive device can basically work as a power gating device if configured to utilise only its two extreme boundary resistances. However, with utilisations of its intermediate resistance levels which can be set during the programming duration, it will effectively control the supply voltage of the RO core and thereby produce significant amounts of shift of output frequency that help verify the correctness of programmed resistance. We have demonstrated the multilevel operation using a 250 nm Ir/TiO x /TiN structure for programmable analogue circuit applications. The multilevel memristive device enables a high degree of programmability particularly for analogue applications since it will not introduce any significant parasitic components. To demonstrate the high programmability of the memristive device, we propose an experimental realisation by using a real memristive device and a ring oscillator. This experimental realisation has been successfully implemented and will be valuable for the circuit and material researcher in memristor based applications. 
